





TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SVR2 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDPEF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		






	MICRO-STAR INT'L CO.,LTD			
	MS-V381			
	Size Custom	Document	Description	Rev 5.0
	Date: 2019 11 07			NAV110 GPIOs Sheet 3 of 35









СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!







СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!




СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!




СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!






274
N14
273
272
271
270
269
268
267
266
265
264
263
262
261
260
259
258
257
256
255
254
253
252
251
250
249
248
247
246
245
244
243
242
241
240
239
238
237
236
235
234
233
232
231
230
229
228
227
226
225
224
223
222
221
220
219
218
217
216
215
214
213
212
211
210
209
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0







СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!













NAVI10 TMDP C/D





СКАЧАНО С WWW.S.V.BAND - ПРИСОЕДИНЯЙСЯ!


(9) NAVI10 TMDP E/F





СКАЧАНО С WWW.SW-BAND - ПРИСОЕДИНЯЙСЯ!





















REGULATOR FOR +5V RAILS
IOUT = 50mA





СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!





СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!





СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!






POWER UP SEQUENCE
 BUS RAILS (3.3V/12V UP) → +1.8V → 0.75V → VDDCR_GFX/SOC
 → VPP → VDDCI_MEM



СКАЧАНО С WWW.SW.BAND-ПРИСОЕДИНЯЙСЯ!




MVDDC/VDDCI_MEM VOLTAGE CONTROL



SVT2 BOOT UP VOLTAGE (VDDQ_MEM/MVDDCI)

SVC	SVD	VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

SVC/SVD need to pull high during MACO mode


СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!





СКАЧАНО С WWW.SW.BAND-ПРИСОЕДИНЯЙСЯ!

RADEON Lightbar header



СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!



TITLE	
-------	--

NAVI10 G6X16mode DP DP HDMI DP

DOCUMENT NUMBER:

105_D199xxx_008

DATE: _____

Fri Jun 21 03:44:58 2019

SHEET NUMBER:

9

=

REV: 1.00

REVISION HISTORY

ENGINEER:

Peak, Dong

NOTES :

NOTE

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES, INC.

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

© 2018

Advanced Micro Device

AMD - PLATFORM HARDWARE ENG
No.669, HUANKE ROAD
SHANGHAI, CHINA 201203

SCH Rev	PCB Rev	Date	REVISION DESCRIPTION
1	-00A	FEB 11 2019	-00A schematics
2	-00B	JUN 21 2019	ADD PULL HIGH ON THE PWRPWRB
			2019_11_07 GFX_MEM_SOC_VDDCI Co-Lay 302045 and Power PIN fix to 8+6 reverse type Only 2019_11_11 Add Fan_IN output back Page 32, Change Footprint con_dp_astron_r6890020_tab > con_tab , edgecon_pci_express_gen4_16 > edgecon_16 , Remove MT203, MT 211, MT208 Screw Hole 2019_11_14 add Cross Light point , Remove Page 2 TP detect point, Remove lightbar header, Remove CTF & J4100 debug Pin

СКАЧАНО С WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!