High Efficiency 2A, 16V, 500kHz Synchronous Step-Down Converter

DESCRIPTION

The MP1494S is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve a 2A continuous output current with excellent load and line regulation over a wide input supply range. The MP1494S has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection and thermal shut down.

The MP1494S requires a minimal number of readily-available standard external components, and is available in a space-saving 8-pin TSOT23 package.

FEATURES


- Wide 4.5V-to-16V Operating Input Range
- $150m\Omega/70m\Omega$ Low $R_{DS(ON)}$ Internal Power MOSFETs
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- Synchronizes to a 300kHz to 2MHz External Clock
- AAM Power-Save Mode
- Internal Soft-Start
- OCP Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 package

APPLICATIONS


- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



Efficiency vs. Output Current






ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1494SGJ	TSOT-23-8	AEP

For Tape & Reel, add suffix –Z (e.g. MP1494SGJ–Z);

PACKAGE REFERENCE



V _{IN} 0.3V to 17V
V_{SW}
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(3)}$ 1.25W Junction Temperature150°C
Lead Temperature260°C Storage Temperature65°C to 150°C
Recommended Operating Conditions (4) Supply Voltage V _{IN}

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$	
TSOT-23-8	100	. 55°	C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- About the details of EN pin's ABS MAX rating, please refer to Page 10, Enable/SYNC control section.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $T_A = 25$ °C, unless otherwise noted.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Symbol	Condition	Min	Тур	Max	Units
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply Current (Shutdown)	I _{IN}	$V_{EN} = 0V$			1	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply Current (Quiescent)	Iq	$V_{EN} = 2V, V_{FB} = 1V, AAM=0.5V$		0.5	1	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	HS Switch-ON Resistance	HS _{RDS-ON}	V _{BST-SW} =5V		150		mΩ
Current Limit (6) I _{LIMIT} Under 40% Duty Cycle 3 A Oscillator Frequency f _{SW} V _{FB} =0.75V 410 500 580 kHz Fold-Back Frequency f _{FB} V _{FB} =200mV 0.5 f _{SW} Maximum Duty Cycle D _{MAX} V _{FB} =700mV 90 95 % Minimum ON Time (6) t _{ON,MIN} 60 ns Sync Frequency Range f _{SYNC} 0.3 2 MHz Feedback Voltage V _{FB} T _A =25°C 791 807 823 mV Feedback Current I _{FB} V _{FB} =820mV 30 65 nA EN Rising Threshold V _{EN,RISING} 1.15 1.35 1.55 V EN Falling Threshold V _{EN,RISING} 1.05 1.2 1.35 V EN Input Current I _{EN} V _{EN} =2V 2 μA VIN Under-Voltage Lockout Threshold-Rising INUV _{Vth} 3.5 3.8 4.1 V VIN Under-Voltage Lockout Threshold-Hysteresis I	LS Switch-ON Resistance		V _{CC} =5V		70		mΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Switch Leakage	SW _{LKG}	$V_{EN} = 0V$, $V_{SW} = 12V$			1	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Current Limit (6)	I _{LIMIT}	Under 40% Duty Cycle	3			Α
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Oscillator Frequency	f_{SW}	V _{FB} =0.75V	410	500	580	kHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fold-Back Frequency	f_{FB}	V _{FB} =200mV		0.5		f_{SW}
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Maximum Duty Cycle	D_MAX	V _{FB} =700mV	90	95		%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Minimum ON Time ⁽⁶⁾	t _{ON_MIN}			60		ns
Feedback Voltage	Sync Frequency Range	f _{SYNC}		0.3		2	MHz
Feedback Current I_FB V_FB=820mV 30 65 nA	Foodback Voltage	V	T _A =25°C	791	807	823	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	reedback voltage	V _{FB}	-40°C <t<sub>A<85°C ⁽⁷⁾</t<sub>	787	807	827	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Feedback Current	I _{FB}	V _{FB} =820mV		30	65	nA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Rising Threshold	$V_{\text{EN_RISING}}$		1.15	1.35	1.55	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Falling Threshold	$V_{\text{EN_FALLING}}$		1.05	1.2	1.35	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Input Current	I _{EN}	V _{EN} =2V		2		μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$,		V _{EN} =0		0		μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Turn-Off Delay	EN _{td-off}			8		μs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$INUV_{Vth}$		3.5	3.8	4.1	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		INUV _{HYS}			650		mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VCC Regulator	V _{CC}			5		V
Thermal Shutdown ⁽⁶⁾ 150 °C	VCC Load Regulation		I _{CC} =5mA		3		%
	Soft-Start Period	t _{SS}			1.5		ms
Thermal Hysteresis (6)	Thermal Shutdown (6)				150		°C
Thomas Trystolosis	Thermal Hysteresis (6)				20		°C

Notes:

⁶⁾ Guaranteed by design.


⁷⁾ Not tested in production and guaranteed by over temperature correlation.




TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 12V$, $V_{OUT} = 3.3V$, AAM=0.5V, $T_A = 25^{\circ}C$, unless otherwise noted.

Efficiency vs. Output Current



Efficiency vs. Output Current






Efficiency vs. Output Current


Efficiency vs. Output Current

 V_{OUT} =3.3V, L=5.5 μ H, AAM=0.5V



Efficiency vs. Output Current


V_{OUT}=5V, L=5.5µH, AAM=0.56V







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, AAM=0.5V, T_A = 25°C, unless otherwise noted.









Disabled Supply Current vs. Input Voltage

V_{IN}=6-16V, I_{OUT}=0A




Enabled Supply Current vs. Input Voltage

V_{IN}=6-16V, I_{OUT}=0A



Case Temperature Rise vs. Output Current


I_{OUT}=0A-2A, 2 Layers PCB, size: 6.35cm x 4.83cm







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 12V$, $V_{OUT} = 3.3V$, AAM=0.5V, $T_A = 25^{\circ}C$, unless otherwise noted.










TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, AAM=0.5V, T_A = 25°C, unless otherwise noted.



СКАЧАНО C WWW.SW.BAND - ПРИСОЕДИНЯЙСЯ!



PIN FUNCTIONS

Package Pin #	Name	Description
1	AAM	Advanced Asynchronous Modulation. Connect the tap of 2 resistor dividers to force the MP1494S into non-synchronous mode under light loads. Drive AAM pin high (VCC) to force the MP1494S into CCM.
2	IN	Supply Voltage. The MP1494S operates from a 4.5V to 16V input rail. Requires C1 to decouple the input rail. Connect using a wide PCB trace.
3	SW	Switch Output. Connect using a wide PCB trace.
4	GND	System Ground. This pin is the reference ground of the regulated output voltage, and PCB layout requires special care. For best results, connect to GND with copper traces and vias.
5	BST	Bootstrap. Requires a capacitor connected between SW and BST pins to form a floating supply across the high-side switch driver. A 10Ω resistor placed between SW and BST cap is strongly recommended to reduce SW spike voltage.
6	EN/SYNC	Enable/Synchronize. EN high to enable the MP1494S. Apply an external clock to the EN pin to change the switching frequency.
7	VCC	Bias Supply. Decouple with $0.1\mu\text{F-to-}0.22\mu\text{F}$ capacitor. Select a capacitor that does not exceed $0.22\mu\text{F}$. VCC capacitor should be put closely to VCC pin and GND pin.
8	FB	Feedback. Connect to the tap of an external resistor divider from the output to GND, to set the output voltage. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 400mV to prevent current limit runaway during a short-circuit fault condition.



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP1494S is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve 2A continuous output current with excellent load and line regulation over a wide input supply range.

The MP1494S operates in a fixed-frequency, peak-current—control mode to regulate the output voltage. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET turns on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the current value set by COMP within 95% of one PWM period, the power MOSFET will be forced to turn off.

Internal Regulator

The 5V internal regulator power most of the internal circuitries. This regulator takes the V_{IN} input and operates in the full V_{IN} range: When V_{IN} exceeds 5.0V, the output of the regulator is in full regulation; when V_{IN} falls below 5.0V, the output decreases and requires a 0.1 μ F decoupling ceramic capacitor.

Error Amplifier

The error amplifier compares the FB pin voltage against the internal 0.8V reference (REF) and outputs a COMP voltage—this COMP voltage controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Enable/SYNC control

EN/Sync is a digital control pin that turns the regulator on and off: Drive EN high to turn on the regulator, drive it low to turn it off. An internal $1M\Omega$ resistor from EN/Sync to GND allows EN/Sync to be floated to shut down the chip.

The EN pin is clamped internally using a 6.5V series Zener diode, as shown in Figure 2. Connect the EN input pin through a pullup resistor to any voltage connected to the V_{IN}

pin—the pullup resistor limits the EN input current to less than 100µA.

For example, with 12V connected to V_{IN} , $R_{PULLUP} \ge (12V - 6.5V) \div 100 \mu A = 55 k \Omega$.

Connecting the EN pin is directly to a voltage source without any pullup resistor requires limiting voltage amplitude to ≤6V to prevent damage to the Zener diode.




Figure 2: 6.5V Zener Diode

Connect an external clock with a range of 300kHz to 2MHz 2ms after output voltage is set to synchronize the internal clock rising edge to the external clock rising edge. The pulse width of external clock signal should be less than 1.7µs.

Under-Voltage Lockout

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1494S UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 3.8V while its falling threshold is 3.15V.

Internal Soft-Start

The soft-start prevents the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to 1.2V. When SS is lower than REF, SS overrides REF so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is internally set to 1.5ms.

Over-Current Protection and Hiccup

The MP1494S has cycle-by-cycle over current limit for when the inductor current peak value exceeds the set current limit threshold. If the output voltage starts to drop until FB is below the Under-Voltage (UV) threshold—typically 50% below the reference—the MP1494S enters hiccup mode to periodically restart the part.



This protection mode is especially useful when the output is dead-shorted to ground. The average short-circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. The MP1494S exits the hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, it shuts down the whole chip. When the temperature drops below its lower threshold (typically 130°C) the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a rising threshold of 2.2V and hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by VIN through D1, M1, C4, L1 and C2 (Figure 3). If (VIN-VSW) exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4. A 10Ω resistor placed between SW and BST cap is strongly recommended to reduce SW spike voltage.




Figure 3: Internal Bootstrap Charging Circuit Startup and Shutdown

If both VIN and EN exceed their appropriate thresholds, the chip starts: The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, VIN low, and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage. The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1). Choose R1 around $40k\Omega$, then R2 is:

$$R2 = \frac{R1}{\frac{V_{out}}{0.807V} - 1}$$

Use the T-type network when V_{OUT} is low, as shown in Figure 4.




Figure 4: T-Type Network

Table 1 lists the recommended T-type resistor value for common output voltages.

Table 1: Resistor Selection for Common Output
Voltages

Voltages					
V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)	Cf (pF)	L (µH)
1.0	20.5	84.5	82	15	2.2
1.2	30.1	61.9	82	15	2.2
1.8	40.2	32.4	56	15	3.3
2.5	40.2	19.1	33	15	3.3
3.3	40.2	13	33	15	5.5
5	40.2	7.68	33	15	5.5

Selecting the Inductor

For most applications, use a 1 μ H-to-22 μ H inductor with a DC current rating that is at least 25% percent higher than the maximum load current. Select an inductor with a DC resistance less than 15m Ω for highest efficiency. For most designs, the inductance value can be derived from the following equation.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$

Where ΔI_1 is the inductor ripple current.

Choose an inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Use a larger inductor for light-load conditions (below 100mA) for improved efficiency.

Setting the AAM Voltage

The AAM voltage sets the transition point from AAM to CCM. Select a voltage that balances efficiency, stability, ripple, and transient: A relatively low AAM voltage improves stability and ripple, but degrades transient and efficiency during AAM mode; a relatively high AAM voltage improves the transient and efficiency during AAM, but degrades stability and ripple.

AAM voltage is set from the tap of a resistor divider from the V_{CC} (5V) pin, as shown in Figure 5




Figure 5: AAM Network

Generally, choose R5 to be around $100k\Omega$, then R6 is:

$$R6 = R5 \cdot \frac{V_{AAM}}{V_{CC} - V_{AAM}}$$




Figure 6: AAM Selection for Common Output Voltages (V_{IN}=4.5V to 16V)



Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. For best results, use ceramic capacitors with X5R or X7R dielectrics because of their low ESR and small temperature coefficients. Use a 22µF capacitor for most applications.

C1 requires an adequate ripple current rating since it absorbs the input switching current. Estimate the RMS current in the input capacitor with:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The worst case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{S}} \times C1} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and thus causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_{\text{1}} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP1494S can be optimized for a wide range of capacitance and ESR values.



PCB Layout (8)

PCB layout is very important to achieve stable operation especially for VCC capacitor and input capacitor placement. For best results, follow these guidelines:

- 1) Use large ground plane directly connect to GND pin. Add vias near the GND pin if bottom layer is ground plane.
- 2) Place the VCC capacitor to VCC pin and GND pin as close as possible. Make the trace length of VCC pin-VCC capacitor anode-VCC capacitor cathode-chip GND pin as short as possible.
- 3) Place the ceramic input capacitor close to IN and GND pins. Keep the connection of input capacitor and IN pin as short and wide as possible.
- 4) Route SW, BST away from sensitive analog areas such as FB. It's not recommended to route SW, BST trace under chip's bottom side.
- 5) Place the T-type feedback resistor R7 close to chip to ensure the trace which connects to FB pin as short as possible

Notes:

8) The recommended layout is based on the Figure 8 Typical Application circuit on the next page.


Design Example


Below is a design example following the application guidelines for the specifications:

Table 2: Design Example

V _{IN}	12V
V _{out}	3.3V
lo	2A

The detailed application schematic is shown in Figure 8. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related Evaluation Board Datasheets.







TYPICAL APPLICATION CIRCUITS




Figure 7: 12V_{IN}, 5V/2A Output




Figure 8: 12V_{IN}, 3.3V/2A Output




Figure 9: 12V_{IN}, 2.5V/2A Output






Figure 10: 12V_{IN}, 1.8V/2A Output




Figure 11: 12V_{IN}, 1.2V/2A Output





Figure 12: 12V_{IN}, 1V/2A Output




PACKAGE INFORMATION

2.80 3.00 8 5 EXAMPLE TOP MARK PIN 1 ID 1.50 2.60 1.70 3.00


TSOT23-8



TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW

SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
- 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING) SHALL BE0.10 MILLIMETERS MAX
- 5) JEDEC REFERENCE IS MO193, VARIATION BA
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.